Abstract-The performance and reliability of NMOSFET asymmetric lightly doped drain (LDD) devices (with no LDD on the source side) are compared with those of conventional LDD devices. At a fixed V dd ; asymmetric LDD devices exhibit higher I dsat and shorter hot-carrier lifetime. To maintain the same hot-carrier lifetime, asymmetric LDD devices must operate at lower V dd while higher I dsat is retained. For the same hot-carrier lifetime, ring oscillators with NMOSFET asymmetric LDD devices can achieve 5% (10% if PMOSFET also had asymmetric LDD) higher speed and 10% lower power. The hot-carrier reliability of inverter, NAND, and NOR structures with asymmetric and conventional LDD devices is also simulated and compared.
I. INTRODUCTION

L
IGHTLY doped drain (LDD) structures [1] in MOSFET's are commonly used to improve hot-carrier reliability of submicrometer devices. However, the transistor current is reduced due to the parasitic resistance in the LDD region. Because of the recent industry emphasis on high-speed technology, it is critically important to optimize the LDD design for maximum current-drive capability while maintaining acceptable hot-carrier reliability [2] - [5] . One way to optimize LDD design is the use of asymmetric LDD (lightly doped region on the drain side only) structures. Asymmetric LDD devices have been studied in the device level for 0.5-m technology [6] , [7] . As MOS devices are scaled to deep submicrometer regime, parasitic resistance in the LDD region may impose a greater detrimental effect to the driving current. We decided to reexamine the asymmetric LDD study with a 0.35-m technology and compare it with conventional LDD devices in a reliability--speed-power comparison that is appropriate for today's device optimization methodology.
In this work, individual devices and inverter ring oscillators (RO's) with asymmetric and conventional LDD structures were fabricated. Device characteristics as well as the delay and power of RO's were measured under various supply voltages DC hot-carrier stressing was performed on individual devices to evaluate the device reliability. Also, ac hot-carrier stressing was performed on inverter RO's. These dc and ac stress data were then used to calibrate the Berkeley Reliability Tools (BERT) [8] model needed in reliability simulation. Then, the hot-carrier reliability of inverter, NAND, and NOR structures with asymmetric and conventional LDD devices was simulated and compared using a commercial reliability simulator BTABERT [9] . Last, the delay and power of RO's were then compared under the constraint of equal hot-carrier lifetime to quantify the benefit of using asymmetric LDD devices.
II. EXPERIMENTS
Individual devices and inverter RO's with asymmetric and conventional LDD structures were fabricated by an advanced 0.35-m dual-poly gate CMOS process with 6-nm gate-oxide thickness. Test structures with asymmetric LDD devices were implemented for NMOS devices. The process requires the alignment of a photoresist implant mask to the transistor gate with a precision better than the gate length. The alignment tolerance changes from a noncritical level to a critical level and is well within the capability of lithography tools. The cross section of conventional and asymmetric LDD devices is compared in Fig. 1 . PMOS devices have the conventional LDD design.
Several discrete NMOS devices were stressed under various in the peak condition for hot-carrier reliability characterization. The forward-mode saturation drain current was measured at V and used as the degradation monitor. Device hot-carrier lifetime (dc lifetime) was defined to be the time to reach 10% degradation in The RO's with one fanout consist of 101 stages. The delay and power of several RO's were measured, and the average values are reported here for each Also, several RO's were stressed under different up to 1000 h. The dc and 0018-9200/99$10.00 © 1999 IEEE ac experimental data were used to calibrate the BERT model needed in simulation. Specifically, dc stress data are required to extract aged device I-V parameters and device lifetime parameters. The lifetime parameters are then calibrated by ac stress data to account for the effect of capacitance aging on circuit performance [10] .
III. PERFORMANCE AND RELIABILITY OF DEVICES
The -and -characteristics of an asymmetric and a conventional LDD NMOS device are shown in Fig. 2 , where was measured at V, while was measured at V. A 12% increase in was observed for the asymmetric LDD device. This compares with 36% for a 0.45-m device [7] . On the other hand, the asymmetric LDD device also introduces 30% higher indicating shorter hot-carrier lifetime at a fixed Fig. 3 shows the degradation of both types of devices under stressing at V. The time dependence of degradation is identical, with roughly 2.5 times shorter lifetime for the asymmetric LDD device. The lifetime versus plot was drawn in Fig. 4 . From the figure, the identical lifetime versus relationship is followed by both types of devices. The results shown in Figs. 3 and 4 suggest that no new degradation mechanism is introduced for asymmetric LDD structures.
can be used as a lifetime predictor for different LDD designs provided the design of the LDD region is identical on the drain side.
Since devices with asymmetric LDD structures show higher but shorter lifetime, a fair comparison between the two types of devices should be made under the constraint of equal hot-carrier lifetime. To find the condition for equal lifetime, the relationship between and for both types of devices is shown in Fig. 5 . The lifetime dependence on then can be obtained from Figs. 4 and 5. Fig. 6 shows the lifetime and as a function of The result shows that to maintain the same lifetime as one year, 5% lower must be applied to asymmetric LDD devices, but 8% greater is still retained even at the lower This phenomenon can be explained in the following. To maintain the same lifetime, the field in the device pinchoff region should be the same, that is, the same voltage across the intrinsic channel region.
is the sum of voltage drop in the intrinsic channel region, drain-side LDD region, and source-side LDD region. Removing LDD from the source side results in much less voltage drop in the source-side LDD region. Thus, asymmetric LDD devices should be operated at lower Further, the effective voltage drop between gate to source is higher in asymmetric LDD devices, leading to greater and improved performance. The result in Fig. 6 suggests that the speed of asymmetric LDD RO's may be faster even though is lower since is greater. The other interesting observation is that 10% higher can increase by 13% but decrease lifetime by as much as 17 times. Such a relationship can reveal a quick estimate on the compromise between device performance and reliability.
IV. PERFORMANCE AND RELIABILITY OF LOGIC GATES
The performance and reliability in the circuit level have a direct correlation to product performance and reliability. To study circuit hot-carrier reliability, the reliability of inverter, NAND, and NOR structures with asymmetric and conventional LDD structures were evaluated with BTABERT simulation. The methodology can be divided into two steps. First, device dc stress data and inverter RO ac stress data were used to calibrate the reliability model used in simulation. Second, the hot-carrier reliability of inverter, NAND, and NOR structures was simulated with the calibrated model. Fig. 7 shows the asymmetric LDD inverter RO speed degradation data under V and 4.0 V stressing, as well as simulation results, where each data point in is the average value of several samples. The reliability model used in the simulation was calibrated based on V stressing data. As seen in Fig. 7 , the agreement between experimental data and simulation results is excellent at V, indicating that the reliability model is well calibrated. The hot-carrier reliability of various logic gates was then simulated. The inputs of NAND and NOR structures were connected to reach the maximum hot-carrier degradation [11] , [12] , and device sizes were chosen from a typical design, as illustrated in Fig. 8 . The speed degradation of various RO's operated under V and frequency of 300 MHz can be obtained from simulation such as shown in Fig. 9 , where of inverter, three-input NAND, and three-input NOR RO's were compared. From these simulation results, the normalized device dc lifetime and circuit hot-carrier lifetimes can be obtained, as shown in Fig. 10 . The circuit hot-carrier lifetime is defined to be the time to reach 10%
The device dc lifetime is also extrapolated to be the lifetime at V. Two interesting results are observed in Fig. 10 . First, NAND structures exhibit longer lifetime, while NOR structures show shorter lifetime. This difference can be explained in the following way. In NAND gates, NMOS devices are in series, so transistors do not experience full during switching. This significantly reduces the hot-carrier damage, leading to longer lifetime. For NMOS in NOR gates, devices experience greater than full stressing. This is confirmed in Fig. 11 , where the and age rate per switch of the circled NMOS in inverter and three-input NOR in Fig. 8 are shown. Fig. 11 indicates that greater voltage overshoot results in higher peak age rate, and slower rise time leads to wider aging time [13] , [14] for NMOS in NOR gates. This observation suggests that NAND gate is the preferred logic gate from the hot-carrier-reliability point of view.
The other interesting observation is that the ratio of device dc lifetime is 0.4, while the ratios of circuit hot-carrier lifetimes between asymmetric LDD and conventional LDD structures are between 0.4-0.55. As shown earlier, 5% lower must be applied to the asymmetric LDD device to maintain the same device dc lifetime. Therefore, 5% lower should result in longer circuit hot-carrier lifetime for the asymmetric LDD circuits. For the purpose of the worst case study, the circuit hot-carrier reliability of both types of LDD structures can be compared under the constraint of equal device dc lifetime. The delay and power per MHz of the RO as a function of device dc lifetimes were drawn in Fig. 12 . The results show that under the same device dc lifetime, roughly 5% faster speed and 10% lower power can be obtained for the RO's with NMOS asymmetric LDD devices. Further analysis can be done in the following: for an inverter (1) where is the response time for high-to-low output transition and is the load capacitance. Since no asymmetric LDD PMOS devices were fabricated, the difference in is due to the difference in Using (1) with a 5% decrease in 8% increase in and 5% decrease in and assuming we deduce that is identical for both asymmetric and conventional LDD devices. This is reasonable because the source-gate overlap capacitance increased by the same amount that the channelgate capacitance decreased. Note that the above analysis of %, is higher than the experimental data, which may be the result of approximation involved in (1). Since and decreased by 5% and remained the same, we expect to decrease by 10%-in exact agreement with measurement. The above results indicate that using asymmetric LDD devices can improve circuit speed and power consumption without sacrificing reliability, and their use is thus an interesting alternative in implementing high-performance technology.
V. CONCLUSIONS
The performance and reliability of NMOSFET asymmetric LDD devices were examined. Compared with conventional LDD devices, asymmetric LDD devices exhibit higher but shorter hot-carrier lifetime at a fixed Under the constraint of equal hot-carrier lifetime, circuits with asymmetric LDD NMOS devices would operate at lower leading to 10% lower power and 5% higher speed (10% higher speed if PMOS also has asymmetric LDD). A reliability simulation tool can predict the circuit performance degradation and provide circuit designers with useful feedback on circuit hot-carrier reliability.
